
DISCRETE SEMICONDUCTORS

DATA SHEET



BF1205 Dual N-channel dual gate MOS-FET

Product specification

2003 Sep 30





Dual N-channel dual gate MOS-FET

BF1205

FEATURES

- Two low noise gain controlled amplifiers in a single package. One with a fully integrated bias and one with a partly integrated bias
- Internal switch reduces the number of external components
- Superior cross-modulation performance during AGC
- · High forward transfer admittance
- High forward transfer admittance to input capacitance ratio.

APPLICATIONS


 Gain controlled low noise amplifiers for VHF and UHF applications with 5 V supply voltage, such as digital and analog television tuners and professional communications equipment.

DESCRIPTION

The BF1205 is a combination of two equal dual gate MOS-FET amplifiers with shared source and gate 2 leads and an integrated switch. The integrated switch is operated by the gate 1 bias of amplifier b. The source and substrate are interconnected. Internal bias circuits enable DC stabilization and a very good cross-modulation performance during AGC. Integrated diodes between the gates and source protect against excessive input voltage surges. The transistor is encapsulated in SOT363 micro-miniature plastic package.

PINNING - SOT363

PIN	DESCRIPTION				
1	gate 1 (a)				
2	gate 2				
3	gate 1 (b)				
4	drain (b)				
5	source				
6	drain (a)				



ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
ITPE NUMBER	DESCRIPTION	VERSION				
BF1205	_	Plastic surface mounted package; 6 leads	SOT363			

Dual N-channel dual gate MOS-FET

BF1205

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT						
Per MOS-F	Per MOS-FET; unless otherwise specified											
V _{DS}	drain-source voltage		_	_	10	V						
I _D	drain current (DC)		_	_	30	mA						
P _{tot}	total power dissipation	T _s ≤ 102 °C; temperature at the soldering point of the source lead	_	_	200	mW						
y _{fs}	forward transfer admittance	I _D = 12 mA	26	31	40	mS						
C _{ig1-ss}	input capacitance at gate 1	amp. a: f = 1 MHz	_	1.8	2.3	pF						
		amp. b: f = 1 MHz	_	2.0	2.5	pF						
C _{rss}	reverse transfer capacitance	f = 1 MHz	_	20	_	fF						
NF	noise figure	amp. a: f = 800 MHz	_	1.2	1.9	dB						
		amp. b: f = 800 MHz	-	1.4	2.1	dB						
X _{mod}	cross-modulation	amp. a: input level for k = 1% at 40 dB AGC	98	102	_	dBμV						
		amp. b: input level for k = 1% at 40 dB AGC	100	105	_	dBμV						
Tj	junction temperature		_	_	150	°C						

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT							
Per MOS-F	Per MOS-FET; unless otherwise specified											
V _{DS}	drain-source voltage		_	10	V							
I _D	drain current (DC)		_	30	mA							
I _{G1}	gate 1 current		_	±10	mA							
I_{G2}	gate 2 current		_	±10	mA							
P _{tot}	total power dissipation	T _s ≤ 102 °C; note	_	200	mW							
T _{stg}	storage temperature		-65	+150	°C							
Tj	junction temperature		_	150	°C							

Note


1. T_s is the temperature at the soldering point of the source lead.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-s}	thermal resistance from junction to soldering point	240	K/W

Dual N-channel dual gate MOS-FET

BF1205



STATIC CHARACTERISTICS

 T_j = 25 °C; per MOS-FET; unless otherwise specified.


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	
V _{(BR)DSS}	drain-source breakdown voltage	amp. a: $V_{G1-S} = V_{G2-S} = 0 \text{ V}$; $I_D = 10 \mu\text{A}$	10	_	٧
		amp. b: $V_{G1-S} = V_{G2-S} = 0 \text{ V}$; $I_D = 10 \mu\text{A}$	7	_	٧
V _{(BR)G1-SS}	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0 \text{ V; } I_{G1-S} = 10 \text{ mA}$	6	10	V
V _{(BR)G2-SS}	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0 \text{ V}; I_{G2-S} = 10 \text{ mA}$	6	10	V
V _{(F)S-G1}	forward source-gate voltage	$V_{G2-S} = V_{DS} = 0 \text{ V}; I_{S-G1} = 10 \text{ mA}$	0.5	1.5	V
V _{(F)S-G2}	forward source-gate voltage	$V_{G1-S} = V_{DS} = 0 \text{ V}; I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V _{G1-S(th)}	gate-source threshold voltage	$V_{DS} = 5 \text{ V}; V_{G2-S} = 4 \text{ V}; I_D = 100 \mu\text{A}$	0.3	1	V
V _{G2-S(th)}	gate-source threshold voltage	$V_{DS} = 5 \text{ V}; V_{G1-S} = 5 \text{ V}; I_D = 100 \mu\text{A}$	0.4	1.0	V
I _{DSX}	drain-source current	amp. a: $V_{G2-S} = 4 \text{ V}$; $V_{DS} = 5 \text{ V}$; $R_{G1} = 150 \text{ k}\Omega$; note 1	8	16	mA
		amp. b: $V_{G2-S} = 4 \text{ V}$; $V_{DS} = 5 \text{ V}$; $R_{G1} = 150 \text{ k}\Omega$; note 2	8	16	mA
I _{G1-S}	gate cut-off current	amp. a: $V_{G1-S} = 5 \text{ V}$; $V_{G2-S} = V_{DS} = 0 \text{ V}$	-	50	nA
		amp. b: $V_{G1-S} = 5 \text{ V}$; $V_{G2-S} = V_{DS} = 0 \text{ V}$	_	50	nA
I _{G2-S}	gate cut-off current	V _{G2-S} = 4 V; V _{G1-S} = V _{DS} = 0 V	_	20	nA


Note

- 1. R_{G1} connects gate 1 (b) to $V_{GG} = 0 \text{ V}$ (see Fig.4).
- 2. R_{G1} connects gate 1 (b) to V_{GG} = 5 V (see Fig.4).

Dual N-channel dual gate MOS-FET

BF1205





Dual N-channel dual gate MOS-FET

BF1205

DYNAMIC CHARACTERISTICS AMPLIFIER a

Common source; T_{amb} = 25 °C; V_{G2-S} = 4 V; V_{DS} = 5 V; I_D = 12 mA; note 1

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y _{fs}	forward transfer admittance	T _j = 25 °C	26	31	40	mS
C _{ig1-ss}	input capacitance at gate 1	f = 1 MHz	_	1.8	2.3	pF
C _{ig2-ss}	input capacitance at gate 2	f = 1 MHz	_	3.3	_	pF
C _{oss}	output capacitance	f = 1 MHz	_	0.75	_	pF
C _{rss}	reverse transfer capacitance	f = 1 MHz	_	20	_	fF
G _{tr}	power gain		31	35	39	dB
			27	31	35	dB
			22	26	30	dB
NF	noise figure	$f = 10.7 \text{ MHz}; G_S = 20 \text{ mS}; B_S = 0$	_	4	_	dB
		f = 400 MHz; Y _S = Y _{S(opt)}	_	1.1	1.7	dB
		f = 800 MHz; Y _S = Y _{S(opt)}	_	1.2	1.9	dB
X _{mod}	cross-modulation	input level for k = 1% at 0 dB AGC; f _w = 50 MHz; f _{unw} = 60 MHz; note 2	90	_	_	dBμV
		input level for k = 1% at 10 dB AGC; f _w = 50 MHz; f _{unw} = 60 MHz; note 2	_	90	_	dBμV
		input level for k = 1% at 40 dB AGC; f _w = 50 MHz; f _{unw} = 60 MHz; note 2	98	102	_	dBμV


Notes

- 1. For the MOS-FET not in use: V_{G1-S} (b) = 0 V; V_{DS} (b) = 0 V.
- 2. Measured in Fig.13 test circuit.

Dual N-channel dual gate MOS-FET

BF1205


GRAPHS FOR AMPLIFIER a



- (1) $V_{G2-S} = 4 V$.
- (5) $V_{G2-S} = 2 V$.
- (2) $V_{G2-S} = 3.5 \text{ V}.$
- (6) $V_{G2-S} = 1.5 \text{ V}.$
- (3) $V_{G2-S} = 3 \text{ V}$. (4) $V_{G2-S} = 2.5 \text{ V}$.
- (7) $V_{G2-S} = 1 V$.

 V_{DS} (a) = 5 V; V_{G1-S} (b) = V_{DS} (b) = 0 V; T_j = 25 °C.

Fig.5 Transfer characteristics; typical values; amplifier a.



- (1) V_{G1-S} (a) = 1.4 V.
- (5) $V_{G1-S}(a) = 1 V$.
- (2) $V_{G1-S}(a) = 1.3 V$.
- (6) $V_{G1-S}(a) = 0.9 \text{ V}.$
- (3) $V_{G1-S}(a) = 1.2 \text{ V}.$
- (7) $V_{G1-S}(a) = 0.8 \text{ V}.$


(4) V_{G1-S} (a) = 1.1 V.

 $V_{G2\text{-}S}$ = 4 V; $V_{G1\text{-}S}$ (b) = V_{DS} (b) = 0 V; T_j = 25 °C.

Fig.6 Output characteristics; typical values; amplifier a.

Dual N-channel dual gate MOS-FET

BF1205







Fig.8 Drain current as a function of internal G1 current (current in pin drain (b) if MOS-FET (b) is switched off); typical values; amplifier a.

Dual N-channel dual gate MOS-FET


BF1205



- (1) V_{DS} (b) = 5 V.
- (4) V_{DS} (b) = 3.5 V.
- (2) V_{DS} (b) = 4.5 V.
- (5) V_{DS} (b) = 3 V.
- (3) $V_{DS}(b) = 4 V$.

 V_{DS} (a) = 5 V; V_{G1-S} (b) = 0 V; Gate 1 (a) = open; T_j = 25 °C.

Fig.9 Drain current as a function of gate 2 and drain supply voltage; typical values; amplifier a.




 $\begin{array}{l} V_{DS}\left(a\right)=V_{DS}\left(b\right)=5~V;~V_{G1\text{-}S}\left(b\right)=0~V;~f_{w}=50~MHz;\\ f_{unw}=60~MHz;~T_{amb}=25~^{\circ}C;~see~Fig.13. \end{array}$

Fig.10 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; amplifier a.

Dual N-channel dual gate MOS-FET

BF1205








Fig.12 Drain current as a function of gain reduction; typical values; amplifier a.



2003 Sep 30 10


Dual N-channel dual gate MOS-FET


BF1205



 $MGX442 - 10^2$ $|Y_{fs}|$ (mS) $|Y_{fs}|$ $|Y_$

Fig.15 Forward transfer admittance and phase as a function of frequency; typical values; amplifier a.





Dual N-channel dual gate MOS-FET

BF1205

Scattering parameters: amplifier a

 $V_{DS}\left(a\right) = 5 \text{ V; } V_{G2\text{-}S} = 4 \text{ V; } I_{D}\left(a\right) = 12 \text{ mA; } V_{DS}\left(b\right) = 0 \text{ V; } V_{G\text{-}1S}\left(b\right) = 0 \text{ V; } T_{amb} = 25 \text{ }^{\circ}\text{C}$

f	s ₁₁		s ₂₁		s ₁₂		s ₂₂	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)						
50	0.997	-3.70	3.15	175.99	0.00067	86.39	0.992	-1.38
100	0.995	-7.37	3.15	171.92	0.00132	84.34	0.991	-2.83
200	0.988	-14.64	3.12	163.99	0.00262	79.71	0.990	-5.62
300	0.976	-21.85	3.09	156.06	0.00373	75.29	0.988	-8.40
400	0.963	-28.95	3.04	148.32	0.00471	71.43	0.985	-11.15
500	0.944	-35.98	2.99	140.52	0.00557	66.89	0.982	-13.88
600	0.924	-42.90	2.94	132.88	0.00624	63.52	0.978	-16.65
700	0.900	-49.77	2.87	125.30	0.00669	60.09	0.975	-19.35
800	0.874	-56.61	2.81	117.79	0.00701	59.58	0.972	-22.08
900	0.846	-63.18	2.73	110.29	0.00705	52.42	0.968	-24.87
1000	0.817	-69.84	2.65	102.91	0.00688	49.17	0.965	-27.63

Noise data

 $V_{DS}\left(a\right) = 5 \text{ V; } V_{G2\text{-}S} = 4 \text{ V; } I_{D}\left(a\right) = 12 \text{ mA; } V_{DS}\left(b\right) = 0 \text{ V; } V_{G\text{-}1S}\left(b\right) = 0 \text{ V; } T_{amb} = 25 \text{ }^{\circ}C$

f	F MIN	GAMMA	Rn	
(MHz)	(dB)	(ratio)	(deg)	(Ω)
400	1.1	0.719	16.16	31.18
800	1.2	0.628	32.7	29.74

DYNAMIC CHARACTERISTICS AMPLIFIER b

Common source; T_{amb} = 25 °C; $V_{G2\text{-}S}$ = 4 V; V_{DS} = 5 V; I_D = 12 mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y _{fs}	forward transfer admittance	T _j = 25 °C	26	31	40	mS
C _{ig1-ss}	input capacitance at gate 1	f = 1 MHz	_	2.0	2.5	pF
C _{ig2-ss}	input capacitance at gate 2	f = 1 MHz	_	3.3	_	pF
C _{oss}	output capacitance	f = 1 MHz	_	0.85	_	pF
C _{rss}	reverse transfer capacitance	f = 1 MHz	_	20	_	fF
G _{tr}	power gain	$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; B_S = B_{S(opt)};$ $G_L = 0.5 \text{ mS}; B_L = B_{L(opt)}; \text{ note 1}$	30	34	38	dB
			27	31	35	dB
		$f = 800 \text{ MHz}; G_S = 3.3 \text{ mS}; B_S = B_{S(opt)};$ $G_L = 1 \text{ mS}; B_L = B_{L(opt)}; \text{ note } 1$	22	26	30	dB
NF	noise figure	$f = 10.7 \text{ MHz}; G_S = 20 \text{ mS}; B_S = 0$	_	4	_	dB
		$f = 400 \text{ MHz}; Y_S = Y_{S(opt)}$	_	1.3	1.9	dB
		$f = 800 \text{ MHz}; Y_S = Y_{S(opt)}$	_	1.4	2.1	dB

Dual N-channel dual gate MOS-FET


BF1205

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
X _{mod}	cross-modulation	input level for k = 1% at 0 dB AGC;	90	_	_	dBμV
		$f_w = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$; note 2				
		input level for k = 1% at 10 dB AGC;	_	92	_	dΒμV
		$f_w = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$; note 2				
		input level for k = 1% at 40 dB AGC;	100	105	_	dΒμV
		$f_w = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$; note 2				


Notes

- 1. For the MOS-FET not in use: V_{G1-S} (a) = 0; V_{DS} (a) = 0.
- 2. Measured in test circuit Fig.30.

GRAPHS FOR AMPLIFIER b




amplifier b.



2003 Sep 30 13

Dual N-channel dual gate MOS-FET


BF1205



- (3) $V_{G2-S} = 3 V$.
 - $_{3}$ V. (7) $V_{G2-S} = 1$ V.
- (4) $V_{G2-S} = 2.5 \text{ V}.$

 V_{DS} (b) = 5 V; V_{DS} (a) = V_{G1-S} (a) = 0 V; T_j = 25 °C.


Fig.20 Gate 1 current as a function of gate 1 voltage; typical values; amplifier b.



or drain current, typical values, ampliner b

Dual N-channel dual gate MOS-FET

BF1205







Fig.23 Drain current as a function of gate 1 supply voltage (V_{GG}); typical values; amplifier b.

Dual N-channel dual gate MOS-FET


BF1205



- (1) R_{G1} (b) = 68 $k\Omega$.
- (5) R_{G1} (b) = 150 $k\Omega$.
- (2) R_{G1} (b) = 82 $k\Omega$.
- (6) R_{G1} (b) = 180 $k\Omega$.
- (3) R_{G1} (b) = 100 $k\Omega$. (4) R_{G1} (b) = 120 $k\Omega$.
- (7) R_{G1} (b) = 220 $k\Omega$. (8) R_{G1} (b) = 270 $k\Omega$.

 $V_{G2\text{-}S}$ = 4 V; V_{DS} (a) = $V_{G1\text{-}S}$ (a) = 0 V; T_j = 25 °C; R_{G1} (b) = 150 k Ω (connected to V_{GG}); see Fig.4.

Fig.24 Drain current as a function of gate 1 (V_{GG}) and drain supply voltage; typical values; amplifier b.




- (1) $V_{GG} = 5.0 \text{ V}.$
- (4) $V_{GG} = 3.5 \text{ V}.$
- (2) $V_{GG} = 4.5 \text{ V}.$
- (5) $V_{GG} = 3.0 \text{ V}.$
- (3) $V_{GG} = 4.0 \text{ V}.$

 V_{DS} (b) = 5 V; V_{DS} (a) = $V_{G1\text{-}S}$ (a) = 0 V; T_j = 25 °C; R_{G1} (b) = 150 $k\Omega$ (connected to V_{GG}); see Fig.4.

Fig.25 Drain current as a function of gate 2 voltage; typical values; amplifier b.

Dual N-channel dual gate MOS-FET

BF1205







Fig.27 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; amplifier b.

Dual N-channel dual gate MOS-FET

BF1205









Fig.29 Drain current as a function of gain reduction; typical values; amplifier b.

Dual N-channel dual gate MOS-FET

BF1205








Dual N-channel dual gate MOS-FET

BF1205






Fig.34 Output admittance as a function of frequency; typical values; amplifier b.

Dual N-channel dual gate MOS-FET

BF1205

Scattering parameters: amplifier b

 $V_{DS}\left(b\right) = 5 \text{ V; } V_{G2\text{-}S} = 4 \text{ V; } I_{D}\left(b\right) = 12 \text{ mA; } V_{DS}\left(a\right) = 0 \text{ V; } V_{G1\text{-}S}\left(a\right) = 0 \text{ V; } T_{amb} = 25 \text{ }^{\circ}\text{C}$

_	s ₁₁		S ₁₁ S ₂₁		s ₁₂		\$ ₂₂		
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	
50	0.987	-3.76	3.12	175.87	0.00071	85.43	0.991	-1.56	
100	0.985	-7.38	3.11	171.77	0.00136	86.06	0.989	-3.11	
200	0.978	-14.63	3.09	163.72	0.00272	84.25	0.988	-6.16	
300	0.968	-21.82	3.06	155.67	0.00396	82.63	0.986	-9.17	
400	0.956	-28.92	3.01	147.79	0.00509	81.35	0.983	-12.17	
500	0.941	-35.99	2.95	139.86	0.00616	79.46	0.973	-15.16	
600	0.924	-42.93	2.89	132.06	0.00710	78.57	0.975	-18.15	
700	0.905	-49.89	2.83	124.31	0.00791	77.88	0.972	-21.07	
800	0.884	-56.57	2.75	116.69	0.00848	76.72	0.968	-24.08	
900	0.861	-63.36	2.67	108.97	0.00900	76.55	0.964	-27.03	
1000	0.837	-70.05	2.59	101.39	0.00941	76.67	0.959	-30.02	

Noise data

 $V_{DS}\left(b\right) = 5 \text{ V; } V_{G2\text{-}S} = 4 \text{ V; } I_{D}\left(b\right) = 12 \text{ mA; } V_{DS}\left(a\right) = 0 \text{ V; } V_{G1\text{-}S}\left(a\right) = 0 \text{ V; } T_{amb} = 25 \text{ }^{\circ}\text{C}$

f (MHz)	F MIN (dB)	F M (di		R_n	
(WITIZ)	(ub)	(ratio)	(deg)	(52)	
400	1.3	0.662	16.76	31.55	
800	1.4	0.578	33.97	30.53	


Dual N-channel dual gate MOS-FET

BF1205

PACKAGE OUTLINE

Plastic surface mounted package; 6 leads

SOT363



DIMENSIONS (mm are the original dimensions)

UNIT	Α	A ₁ max	bp	С	D	E	е	e ₁	HE	Lp	Q	v	w	у
mm	1.1 0.8	0.1	0.30 0.20	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.25 0.15	0.2	0.2	0.1

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT363			SC-88			97-02-28

Dual N-channel dual gate MOS-FET

BF1205

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R77/01/pp24

Date of release: 2003 Sep 30

Document order number: 9397 750 11784

Let's make things better.

Philips Semiconductors



